

2012 Programming weather, climate, and earth-system models on heterogeneous multi-core platforms

September 12-13, 2012 at the National Center for Atmospheric Research in Boulder, Colorado

Addressing the Increasing Challenges of Debugging on Accelerated Multi-Core Systems

Ed Hinkel Senior Sales Engineer

Agenda

Overview - Rogue Wave & TotalView
Heterogeneous Systems - Then and Now
Debugging Accelerated Systems
GPU - Nvdia CUDA
MIC - Intel Phi



Rogue Wave Today



The largest independent provider of crossplatform software development tools and embedded components for the next generation of HPC applications



Leader in embeddable math and statistics algorithms and visualization software for data-intensive applications.



Leading provider of intelligent software technology which analyzes and optimizes computing performance in single and multicore environments.



Industry-leading interactive analysis and debugging tools for the world's most sophisticated software applications.

Latest addition to the Rogue Wave family: Rogue Wave Visualization for C++
(Formerly IBM's ILOG Visualization for C++ products)



Representative Customers



Morgan Stanley

































ExonMobil

































































Heterogeneous Systems - Then and Now

Heterogeneous Systems and the Need for Speed

A couple of pioneers




Heterogeneous Systems - Then and Now

Remember SiCortex?



Heterogeneous Systems - SiCortex 2003 - May 2009

27-Node Module







An X-86 host with up to 972 MIPS nodes, with up to 5,832 cores and 7,776 GB of memory





Heterogeneous Systems - Then and Now

Remember Cell?



Heterogeneous Systems - CELL March 2001 - Nov 2009





Source: M. Gschwind et al., Hot Chips-17, August 2005

RoadRunner




a hybrid design with 12,960 IBM PowerXCell 8i and 6,480 AMD Opteron dual-core processors



What is TotalView?

A comprehensive debugging solution for demanding parallel, heterogeneous, and multi-core applications

- Wide compiler & platform support
 - C, C++, Fortran 77 & 90, UPC
 - Unix, Linux, OS X
- Handles Concurrency
 - Multi-threaded Debugging
 - Multi-process Debugging
- Integrated Memory Debugging
- Reverse Debugging for Linux
- Supports Multiple Usage Models
 - Powerful and Easy GUI Highly Graphical
 - CLI for Scripting
 - Long Distance Remote Debugging
 - Unattended Batch Debugging






GPU Debugging

with

TotalView



CUDA Port of TotalView



Full visibility of both Linux and GPU threads

Device threads shown as part of the parent Unix process Handles all the differences between the CPU and GPU

Fully represent the hierarchical memory

Display data at any level (registers, local, block, global or host memory)

Making it clear where data resides with type qualification

Thread and Block Coordinates

Built in runtime variables display threads in a warp, block and thread dimensions and indexes

Displayed on the interface in the status bar, thread tab and stack frame

Device thread control

Warps advance synchronously

Handles CUDA function inlining

Step into or over inlined functions

Functions show on stack trace

Reports memory access errors


CUDA memcheck


Multi-Device Support

Can be used with MPI



Starting TotalView





- Once a new kernel is loaded TotalView provides the option to stop and set breakpoints
- TotalView automatically configures the GUI for CUDA debugging
- Debugging CUDA code is done by using normal TotalView commands and procedures

GPU Device Status Display

Provides the "high-level" view


- Values automatically update as you step through code
- Shows what hardware is in use
- Helps to map between logical and hardware coordinates

```
Description
Device 0/3
                               gf100
   -Device Type
   -Lanes
  ₫-SM 2/1
     ⊢Valid Warps
                               00000000000000001
    d-Warp 00/48
                               Block (0,0,0)
      b-Lane 00/32
                               Thread (0,0,0)
         LPC
                               0000000019aa94d8
       ⊡-Lane 01/32
                               Thread (1,0,0)
         LPC
                               0000000019aa94d8
      ∲-Lane 02/32
                               Thread (2,0,0)
                               0000000019aa94f0
         LPC
       ๒-Lane 03/32
                               Thread (3,0,0)
         LPC
                               0000000019aa94f0
       d-Lane 04/32
                               Thread (4,0,0)
         LPC
                               0000000019aa94f0
      ♦-Lane 05/32
                               Thread (5,0,0)
         LPC
                               0000000019aa94f0
      d-Lane 06/32
                               Thread (6,0,0)
         LPC
                               0000000019aa94f0
       d-Lane 07/32
                               Thread (7,0,0)
         LPC
                               0000000019aa94f0
      ♦-Lane 08/32
                               Thread (8,0,0)
         LPC
                               0000000019aa94f0
      d-Lane 09/32
                               Thread (9,0,0)
         LPC
                               0000000019aa94f0
       LValid/Active/Divergent000003ff, 000003fc, 00000003
   −SM Type
                               sm_20
   -SMs
                               14
  LWarps
                               48
d-Device 1/3
  -Device Type
                               gt200
   -Lanes
  ⊢SM Type
                               sm_13
```




GPU Device Status Display


Provides detailed information for:




GPU Device Status Display



Information on **GPU** execution, location and data is readily available. ... the same as it is for Linux processes and threads.






CUDA grid and block dimensions, lanes/ warp, warps/SM,


Parameter, register, local and shared variables





```
87 // Matrix multiplication kernel called by Matr
                                                      global void MatMulKernel(Matrix A, Matrix
                                                89
                                                90
                                                      // Block row and column
                                                      int blockRow = blockIdx.y;
                                                92
                                                      int blockCol = blockIdx.x:
                                                      // Each thread block computes one sub-matrix
                                                93
                                                      Matrix Csub = GetSubMatrix(C, blockRow, bloc
                                               ==⇒`
                                                      // Each thread computes one element of Csub
                                                      // by accumulating results into Cvalue
                                                97
                                                      float Cvalue = 0;
                                                      // Thread row and column within Csub
                                                98
                                                99
                                                      int row = threadIdx.y;
                                               100
                                                      int col = threadIdx.x:
                                               101
                                                      // I non ower all the out-matrices of A and R
                                              Action Points
                                                           Processes
                                                                     Threads
... as well as in
                                              1.1
                                                    (47350702036240) T
                                                                             in cudbqApiInit
                                                        (1095072064) T
                                                                             in select nocancel
the Process
                                                    ((0,0,0)(1,1,0)) B1
                                                                             in MatMulKernel
Window
```





THIERRY THE (\$\$\$(0,0,0),(1,1,0)>>>). WILLIND W.CODAW.M_CO

in MatMulKernel

Function "M

Device: SM/WP/LN:

Block "\$b1# Caub:

> blockRow: blockCol: Cvalue:


Α: B:


Function MatMulKernel in tx_cuda_ma // Matrix multiplication kernel called by MatrixMul; qlobal void MatMulKernel (Matrix A, Matrix B, Mat PC arrow shows the // Each thread block computes one sub-matrix Csub Matrix Csub = GetSubMatrix(C, blockRow, blockCol); **Program Counter** // Each thread computes one element of Csub // by accumulating results into Cvalue for the warp // Thread row and column within Csub 101 // I non over all the out-matrices of A and B that Action Points Processes Threads 1.1 (47350702036240) in cudbqApiInit (1095072064) T in select nocancel

((0,0,0)(1,1,0)) B1

Copyright © 2012 Roque Wave Software

Dive on any variable name to open a variable window







Storage Qualifiers

- **Denotes location in hierarchical memory**
 - Part of the type using "@" notation
 - Each memory space has a separate address space so 0x00001234 could refer to several places

row

col


row+1

Asub

Storage Qualifier	Meaning
@parameter	Address is an offset within parameter storage.
@local	Address is an offset within local storage.
@shared	Address is an offset within shared storage.
@constant	Address is an offset within constant storage.
@global	Address is an offset within global storage.
@register	Address is a PTX register name



 You can cast to switch between different spaces




Edit View Tools




Help

Debugging CUDA - Navigation

Navigate
through your
CUDA code in
the Process
Window as you
wish...
Using either of
two coordinate
systems:



Debugging CUDA - Navigation




GPU focus thread selector for changing the logical block and thread indexes of the CUDA thread.

Logical: 2 or 3D Grid of Blocks, 3D Thread Within Grid



Debugging CUDA - Navigation



GPU focus selector for changing physical indexes of the CUDA thread.

Physical: Device, SM, Warp, Lane


Executing GPU Code - Threads and Warps

- Single-step operation advances all of the GPU hardware threads in the same warp
- To advance the execution of more than one warp:
 - set a breakpoint and continue the process, or
 - select a line number in the source pane and select "Run To".
- Warps advance synchronously
 - Warps share a PC
- Single stepping
 - Advances the warp containing the focus thread
 - Stepping over a __syncthreads() call advances all the relevant threads
- Continue and runto
 - Continues more than just the warp
- Halt
 - Stops all the host and device threads




CUDA Segmentation Faults

- TotalView displays segmentation faults as expected
 - Enable CUDA memory checking in New Program dialog window






OpenACC




Intel Phi Debugging

with


TotalView








A Spectrum of Programming Use Models






Intel MIC Port of TotalView




- Full visibility of both host and Phi threads
- Full support of MPI programs
- Symmetric Debugging of heterogeneous applications with offloaded code
- Remote Debugging of Phinative applications
- Asynchronous thread control on both Xeon and Phi



Debugging MPI Applications




Remote Debugging of Applications on Phi



- Start application on Phi card
- Attach to running application
- See thread private data
- Investigate individual threads
- Kill stuck processes on Phi



Debugging Applications with Offloaded Code



One debugging session for Phi-accelerated code



TotalView provides a <u>full spectrum</u> of debugging solutions



Code debugging

- Highly scalable interactive GUI debugger
 - Easy to use -- without sacrificing detail that users need to debug
 - Used from workstations to the largest supercomputers
- Powerful features for debugging multi-threaded, multi-process, and MPI parallel programs
- Compatible with wide variety of compilers across several platforms and operating systems

Memory Debugging

- Parallel memory analysis and error detection
 - Intuitive for both intensive and infrequent users
- Easily integrated into the validation process

Reverse Debugging

- Parallel record and deterministic replay within TotalView
 - Users can run their program "backwards" to find bugs
- Allows straightforward resolution of otherwise stochastic bugs

GPU CUDA Debugging

- Full Hybrid Architecture Support
- Asynchronous Warp Control
- Multi-Device and MPI Support





Thank You

Download a TotalView evaluation at: www.roguewave.com/products ehinkel@roguewave.com